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(TDC). The fully digital sensor realized with field programmable gate arrays (FPGAs) has an inaccuracy of -1.5 to 
0.8 qC after two-point calibration from 0 to 75 qC. It demonstrates that the time-domain temperature sensors were 
suitable to be implemented with all-digital CMOS design. 
 
However, the inverter-based sensors are sensitive to the process variations, and the two-point calibration must 
be adopted to achieve the comparable accuracy at the expense of the test cost. For cost reduction of high-volume 
production, the one-point calibration is more attractive to meet the demand of the market. Thus, another FPGA 
version with one-point calibration support was proposed and its block diagram is shown in Fig, 1(b) [2]. With the 
off-chip calibration circuit, the effect of the process variations was eliminated effectively. The outputs of these 
sensors nearly coincided at calibration temperature TC and varied linearly with the nearly fixed resolution as the 
temperature changed. The fluctuation of the sensor outputs decreased considerably. With chip fabrication and after 
temperature measurement for eight chips, the transfer curves of the digital output exist some curvature and the 
correspondingly maximal inaccuracies were 3 qC from -20 qC to 100 qC, as shown in Fig. 2. Because of the lack of 
proper hardware curvature correction, the accuracy of the time-domain temperature sensors was much poorer than 
the voltage-domain one’s. To conquer the problem, the costly off-chip second-order master curve fitting [2] or the 
analog linearization technique [3] was adopted for curvature correction to achieve the acceptable inaccuracy. In this 
study, an all-digital linearity enhancement technique along with the one-point calibration circuit, both implemented 
on the FPGA board, is proposed to linearize the sensor output to improve the linearity.  
 
                                        (a)                                                                                                               (b) 
Fig. 1. Block diagrams of (a) the former smart temperature sensor and (b) the former sensor with one-point calibration support. 
 
    (a)                                                                                                 (b) 
Fig. 2. (a) Measured transfer curves without the linearity enhancement and (b) the corresponding inaccuracies after one-point calibration 
from -20qC to 100qC for eight chips. 
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2. Proposed Technique 
From the Fig. 2(b), the nearly same curvature can be observed among the error curves because the curvature is 
almost constant for a given fabrication process [3]. Thus, the individual linearization for each sensor does not need 
to be executed, and, thus, only one linearity enhancement circuit was implemented to linearize the outputs of the all 
sensor so that the linearization cost can be decreased. The block diagram of the proposed FPGA-based linearity 
enhancement circuit, the adopted FPGA-based calibration circuit, and the smart temperature sensor IC is shown in 
Fig. 3(a). Compared with the structure in Fig. 1(b), the calibration circuit for one-point calibration support was 
realized on-board to eliminate the effect of process variations and the linearity enhancement circuit was connected 
with the un-linearization chip subsequently to linearize the digital output. When using the calibration circuit, the 
time gain (n) of the time amplifier can be dynamically adjusted to compensate for the process variations of the td,osc 
and amplify the td,osc correspondingly to derive a fixed sensor resolution. A higher value of n from the calibration 
circuit results in higher output circulation times of the td,osc and a wider mask time tp, so that the satisfactory 
resolution can be achieved. Theoretically, because the output codes of all sensors are identical at TC and the 
resolution is almost fixed; all calibrated sensors have almost the same codes at the same test temperature. However, 
the curvatures exist on the transfer curves to severely affect the accuracy. Fig. 3(b) illustrates the concept of the 
proposed linearity enhancement technique. In additional to the preset calibration value Nc at the middle calibration 
temperature Tmc under the operation of the calibration circuit, the two different calibration values for one sensor only 
at the highest and the lowest temperature (Thc and Tlc) were obtained by the measurements. With the three values, the 
curvature of the chip output (i.e. characteristic curve) can be determined by the MALTAB software. For the 
linearization, the two calibration lines for the high temperature and low temperature regions are determined 
according to the three known values. By performing the linearity enhancement with the help of the lines, the original 
error curve is shifted to be the new error curve, exhibiting the noticeable improvement in accuracy. Theoretically, 
the inaccuracies at the three calibration points (Tlc, Tmc, and Thc) are zero ideally. As mentioned, because the 
determined curvature of the chip is much similar to the ones of the other test chips, the proposed linearity 
enhancement circuit can be designed according to the determined curvature only. Then, the proposed circuit was 
used to linearize all un-linearization outputs to produce the correspondingly new outputs with higher linearity. 
3. Results and Conclusion 
To reveal the feasibility of the proposed all-digital linearity enhancement technique, one FPGA board was 
implemented using 66 slices, including the linearity enhancement circuit and the calibration circuit, to linearize the 
eight chips for performance evaluation. To understand the performance of the proposed technique, the 
measurements were performed in an interval of 10 qC with a -20 to 100 qC temperature range by using a 
programmable temperature and humidity chamber (MHG-120AF) that was recalibrated by PT-100 before the 
measurements. The step input signal Start at a rate of 10 samples per second was issued by the FPGA control board, 
and the digital codes were collected using a logic analyser. Concurrently, the digital oscilloscope Agilent 
DSO7054A was used to verify the timing of the measurement system. By adopting the calibration circuit for one-
point calibration support, the effect of the process variation can be cancelled so that the output codes of all sensors 
are identical at TC and and varied linearly with the nearly fixed resolution as the temperature changed. Note that only 
(a)                                                                                                             (b) 
Fig. 3. (a) Block diagram of proposed structure. (b) The concept of the linearity enhancement technique. 
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one sensor needs to be measured to derive another two values for the highest and the lowest calibration temperature. 
Thus, the calibration cost would not be increased considerably. Furthermore, the linearity of the sensor outputs is 
enhanced using the linearity enhancement circuit, and the originally maximal inaccuracy of 3 qC for the test chips is 
improved to -0.85~0.65 qC for this study over a -20 to 100 qC range after one-point calibration, as shown in Fig. 4. 
The measured error curves are similar to the linearized curves presented in the Fig. 3(b). The experimental results 
certify that the proposed linearity enhancement technique for the time-domain sensors is fulfilled using fully digital 
CMOS design and functions successfully. A comparison for the measured performances of the sensor with and 
without the linearization is summarized in Table 1. 
   
Table 1. Measured performances with and without linearization for easy comparison. 
Sensor Resolution (qC) 
Range 
(qC) 
Error 
(qC) Calibration Area Technology 
Without linearization 
(IC) 0.045 -20~100 0~3 One-point 0.07 mm
2 350 nm 
 With linearization 
(FPGA) 0.045 -20~100 -0.85~0.65 One-point 66 Slices 90 nm 
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    (a)                                                                                                   (b) 
Fig. 3. (a) Measured transfer curves after linearity enhancement and (b) the corresponding inaccuracies after one-point calibration from -20 
qC to 100 qC for eight chips. 
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